



RAM Mapping 16*8 LED Controller Driver with keyscan

General Description

The 9 . . is a memory mapping and multi-function LED controller driver. The max. Display segment numbers in the device is 128 patterns (16 segments and 8 commons) with a 13*3 (MAX.) matrix key scan circuit. The software configuration features of the 9 . . makes it suitable for multiple LED applications including LED modules and display subsystems. The . . is compatible with most microcontrollers and communicates via a two-line bidirectional I²C-bus.

Features


- z Operating voltage: 4.5V~5.5V
- z Integrated RC oscillator
- z I²C-bus interface
- z 16*8 bits RAM for display data storage
- z Max. 16 x 8 patterns, 16 segments and 8 commons
- z R/W address auto increment
- z Max. 13 x 3 matrix key scanning
- z 16-step dimming circuit
- z Selection of 20/24/28-pin SOP package types

Application

- z Industrial control indicators
- z Digital clocks, thermometers, counters, multimeters
- z Combo sets
- z VCR sets
- z Instrumentation readouts
- z Other consumer applications
- z LED Displays



Pin Configuration





Pin Function

Symbol	Name	Description
SDA	I/O	I ² C interface Serial Data Input/Output.
SCL	I	I ² C interface Serial Clock Input.
V _{DD}	-	Positive power supply for logic circuit.
V _{SS}	-	Negative power supply for logic circuit, ground.
COM0/AD	O	Common output pin, active low during display. Also used as device address output pin, active high during power on reset and key scan.
COM1/KS0~COM3/KS2	O	Common output pin, active low when displaying. Also used as the Key scan output pin, active high during a key scan operation.
COM4~COM7	O	Common outputs pin, active low during display.

28 Pin package

ROW0/A2~ROW2/A0	I/O	ROW output pin, active high when displaying. Also used as the device address data input pin, internal pull-low during power on reset and during key scan operation.
ROW3/K1~ROW14/K12	I/O	ROW outputs pin, active high during display. Also used as the Key data input pin, internal pull-low during a key scan operation.
ROW15/K13/INT	I/O	When the "INT/ROW" bit of ROW/INT set register is set to "0", this pin become a Row driver output pin, active high when displaying, and Key data input during a key scan operation. When the "INT/ROW" bit of ROW/INT set register is set to "1", this pin become Interrupt signal (INT) output pin. INT pin output active-low when the "act" bit of the Row/int set register is set to "0". INT pin output active-high when the "act" bit of the Row/int set register is set to "1".

24 Pin package

ROW0/A1~ROW1/A0	I/O	ROW output pin, active high when displaying. Also used as the device address data input pin, internal pull-low during a power on reset and during a key scan operation.
ROW2/K1~ROW10/K9	I/O	ROW outputs pin, active high when displaying. Also used as the Key data input pin, internal pull-low during a key scan operation.
ROW11/K10/INT	I/O	When the "INT/ROW" bit of ROW/INT set register is set to "0", this pin become a Row driver output, active high when displaying, and Key data input during a key scan operation. When the "INT/ROW" bit of ROW/INT set register is set to "1", this pin




		<p>become an Interrupt signal (INT) output pin.</p> <p>INT pin output active-low when the “act” bit of the Row/int setup register is set to “0”.</p> <p>INT pin output active-high when the “act” bit of the Row/int setup register is set to “1”.</p>
--	--	--

20 Pin package

ROW0/K1~ROW6/K7	I/O	<p>ROW output pin, active high when displaying.</p> <p>Also used as the Key data input pin, internal pull-low during a key scan operation.</p>
ROW7/K8 /INT	I/O	<p>When the “INT/ROW” bit of the ROW/INT setup register is set to “0”, this pin become a Row driver output, active high when displaying, and Key data input during a key scan operation.</p> <p>When the “INT/ROW” bit of the ROW/INT setup register is set to “1”, this pin become an Interrupt (INT) signal output pin.</p> <p>INT pin output active-low when the “act” bit of Row/int setup register is set to “0”.</p> <p>INT pin output active-high when the “act” bit of the Row/int setup register is set to “1”.</p>

Approximate Internal Connections





Block Diagram



Functional Description

Power-on Reset

When power is applied, the IC is initialised by an internal power-on reset circuit. The status of the internal circuit after initialisation is as follows:

- z System Oscillator will be in an off state .
- z COM0~COM3 outputs are set to V_{DD} .
- z COM4~COM7 outputs will be high impedance .
- z All Rows pins are changed input pins .
- z LED Display is in the off state. .
- z Key scan stopped .
- z The combined Row/INT pins are setup as ROW outputs .
- z Dimming is set to 16/16duty .

Data transfers on the I²C-bus should be avoided for 1 ms following a power-on to allow completion of the reset action.



Standby Mode

In the standby mode, the 9 . . can not accept input commands or data to the display RAM except using the system setup command.

If the standby mode is selected with the "S" bit of the system setup register set to "0"; the status of the standby mode is as follows:

- z System Oscillator will be in the off state .
- z COM0~COM3 outputs are set to VDD .
- z COM4~COM7 outputs will be high impedance .
- z LED Display is in the off state.
- z Key scan stopped .
- z All key data and INT flags are cleared until the standby mode is canceled.
- z If the key matrix is activated (any key) or the "S" bit of the system setup register is set to "1", the standby mode will be canceled and will cause the device to wake-up.
- z If the "INT/ROW" bit of the ROW/INT setup register is set to "0", all rows pins are changed to input pins.
- z If the "INT/ROW" bit of the ROW/INT setup register is set to "1": all rows pins are changed to input pins except for the INT pin (output).
- z The INT pin output will remain at a high level when the "act" bit of the ROW/INT setup register is set to "0".
- z The INT pin output remains at a low level when the "act" bit of the ROW/INT setup register is set to "1".

Wake-up

- z Wake-up by a key press from any key or by setting the "S" bit of the system setup register to "1". A key scan will then be performed.
- z The System Oscillator restarts for normal operation.
- z The previous display data output will be updated by Each Mode command set.
- z The relationship between the Wake-up and any key press is shown as follows:



System Setup Register

The system setup register configures system operation or standby for the 9 . . .

- z The internal system oscillator is enabled when the ‘S’ bit of the system setup register is set to “1”.
- z The internal system clock is disabled and the device will enter the standby mode when the “S” bit of the system setup register is set to “0”.
- z Before the standby mode command is sent, it is strongly recommended to read the key data first.
- z The system setup register command is shown as follows:

Name	Command / Address / Data								Option	Description	Def.
	D15	D14	D13	D12	D11	D10	D9	D8			
System set	0	0	1	0	X	X	X	S	{S} Write only	Defines internal system oscillator on/off <ul style="list-style-type: none"> •{0}:Turn off System oscillator (standby mode) •{1}:Turn on System oscillator (normal operation mode) 	20H



ROW/INT Set Register

The ROW/INT setup register can be set to either LED Row output, or an INT logic output.


- z The INT output is selected when the ROW/INT set register is set to “1”.
- z The ROW output is selected when the ROW/INT set register is set to “0”.
- z The INT logic output can be configured as an INT output level controlled by the keys can circuitry and controlled through the 2-wire interface.
- z The INT output is active-low when the ‘act’ bit of ROW/INT set register is set to “0”.
- z The INT output is active-high when the ‘act’ bit of ROW/INT set register is set to “1”.
- z The ROW/INT setup register command is shown as follows:

Name	Command / Address / Data								Option	Description	Def.
	D15	D14	D13	D12	D11	D10	D9	D8			
row/int set	1	0	1	0	X	X	act	row/int	{act,row /int } Write only	<ul style="list-style-type: none"> • Defines INT/ROW output pin select and INT pin output active level status. • {X,0}: INT/ROW output pin is set to ROW driver output. • {0,1}: INT/ROW output pin is set to INT output, active low. • {1,1}: INT/ROW output pin is set to INT output, active high. 	A0H

Display Setup Register

The display setup register configures the LED display on/off and the blinking frequency for the 9

- z The LED display is enabled when the ‘D’ bit of the display setup register is set to “1”.
- z The LED display is disabled when the ‘D’ bit of the display setup register is set to “0”.
- z In the display disable status, all ROW outputs are hi-impedance and all COM outputs are high-impedance during the display period.
- z In the display disable status, all ROWs are changed to an input status and the COM0~COM3 continues scanning and COM4~COM7 outputs are high-impedance during the keys can period.
- z The display blinking capabilities of the 9 . . . are very versatile. The whole display can be blinked at frequencies selected by the Blink command. The blinking frequencies are integer multiples of system frequency; the ratios between the system oscillator and the blinking frequencies depend upon the mode in which the device is operating, is as follows:
- z Blinking frequency = 2Hz



Example of Waveform for Blinker

z The display setup register command is as follows:

Name	Command / Address / Data								Option	Description	Def.
	D15	D14	D13	D12	D11	D10	D9	D8			
Display set	1	0	0	0	X	B1	B0	D	{D} Write only	Defines Display/on/off status. <ul style="list-style-type: none"> •{0}: Display off •{1}: Display on 	80H
									{B1,B0} Write only	Defines the blinking frequency <ul style="list-style-type: none"> •{0,0}=Blinking OFF •{0,1}=2HZ •{1,0}=1HZ •{1,1}=0.5HZ 	

System Oscillator

- z The internal logic and the LED drive signals of the 9 . . are timed by the integrated RC oscillator.
- z The System Clock frequency determines the LED frame frequency. A clock signal must always be supplied to the device; removing the clock may freeze the device if the standby mode command is executed. At initial system power on, the System Oscillator is in the stop state.

Display Data Address Pointer

The addressing mechanism for the display RAM is implemented using the address pointer. This allows the loading of an individual display data byte, or a series of display data bytes, into any location of the display RAM. The sequence commences with the ini



Column Driver Outputs

The LED drive section includes eight column outputs COM0 to COM7 which should be connected directly to the LED panel. The column output signals are generated in accordance with the selected LED drive mode. When less than 8 column outputs are required the unused column outputs should be left open-circuit.

Display Memory – RAM Structure

- z The display RAM is a static 16 x 8 -bits RAM which stores the LED data. Logic “1” in the RAM bit-map indicates the “on” state of the corresponding LED Row; similarly, a logic 0 indicates the “off” state.
- z There is a one-to-one correspondence between the RAM addresses and the Row outputs, and between the individual bits of a RAM word and the column outputs. The following shows the mapping from the RAM to the LED pattern:


COM0	ROW0	ROW7	ROW8	ROW15
COM0		00H		01H
COM1		02H		03H
COM2		04H		05H
COM3		06H		07H
COM4		08H		09H
COM5		0AH		0BH
COM6		0CH		0DH
COM7		0EH		0FH

- z I²C bus display data transfer format

Data byte of I ² C	D7	D6	D5	D4	D3	D2	D1	D0
ROW	7	6	5	4	3	2	1	0
	15	14	13	12	11	10	9	8


LED drive mode waveforms and scanning is as follows:

- z The 9 . . allows use of 1/9 duty mode and the combined ROW/INT pin is set to a ROW driver output as shown:





z Key scan period enlargement



Note: The ROW/IN combined pin is set to a Row driver output.


Digital Dimming Data Input

The Display Dimming capabilities of the 9 . . are very versatile. The whole display can be dimmed using pulse width modulation techniques for the ROW driver by the Dimming command, as shown:

D15	D14	D13	D12	D11	D10	D9	D8	ROW driver output pulse width	Def.
1	1	1	0	P3	P2	P1	P0		
1	1	1	0	0	0	0	0	1/16 duty	—
1	1	1	0	0	0	0	1	2/16 duty	—
1	1	1	0	0	0	1	0	3/16 duty	—
1	1	1	0	0	0	1	1	4/16 duty	—
1	1	1	0	0	1	0	0	5/16 duty	—
1	1	1	0	0	1	0	1	6/16 duty	—
1	1	1	0	0	1	1	0	7/16 duty	—
1	1	1	0	0	1	1	1	8/16 duty	—
1	1	1	0	1	0	0	0	9/16 duty	—
1	1	1	0	1	0	0	1	10/16 duty	—
1	1	1	0	1	0	1	0	11/16 duty	—
1	1	1	0	1	0	1	1	12/16 duty	—
1	1	1	0	1	1	0	0	13/16 duty	—
1	1	1	0	1	1	0	1	14/16 duty	—
1	1	1	0	1	1	1	0	15/16 duty	—
1	1	1	0	1	1	1	1	16/16 duty	Y




z The relationship between ROW and COM Digital Dimming duty time is as follows:





Keyscan


- z The keyscan logic uses one, two or three of the KS0, KS1 and KS2 logic outputs. An interrupt output that flags a key press is optional. The INT flag can be read (polled) through the serial interface, allowing INT/ROW15 to be used as a general purpose logic output or as a ROW open-drain driver.
- z One small-signal diode is required per key switch when more than one key is connected to KS0, KS1 or KS2. The diodes prevent two simultaneous key switch closures from shorting the COM drivers together. For example, if SW1 and SW14 were pressed together and the diodes were not fitted, COM1/KS0 and COM2/KS1 would be shorted together and LED multiplexing would be incorrect.
- z The keyscanning circuit utilises the COM1/KS0 to COM3/KS2 outputs high as the keyscan output drivers. The outputs COM0 to COM7 pulse low sequentially as the displays are multiplexed. The actual low time varies from 64µs to 1024µs due to pulse width modulation from 1/16th to 16/16th for dimming control. The LED drive mode waveforms and scanning shows the typical situation when all eight LED cathode drivers are used.
- z The maximum of thirty-nine keys can only be scanned if the scan-limit register is set to scan the maximum KS0 to KS2.
- z The keyscan cycle loops continuously over time, with all thirty-nine keys experiencing a full keyscanning debounce over 20ms. A key press is debounced and an interrupt issued if at least one key that was not pressed in a previous cycle is found to be pressed during both sampling periods.
- z The keyscan circuit detects any combination of keys pressed during each debounce cycle (n-key rollover).
- z The INT output is active-low when the “act” bit of row/int set register is set to “0”.
- z The INT output is active-high when the “act” bit of row/int set register is set to “1”.





Keyscan Timing

The Slave addresses are updated on the keyscan timing as shown:




Keyscan & INT Timing

- z The key data is updated and the INT function is changed for keys that have been pressed after 2 key-cycles.
- z The INT function is changed when the first key has been pressed.
- z When after all the key data has been read that clears the key data RAM and the int flag bit is set to "0", the INT pin goes to low when the "act" bit of the row/int set register is set to "1".
- z When after all the key data has been read that clears the key data RAM and the int flag bit is set to "0", the INT pin goes to high when the "act" bit of the row/int setup register is set to "0".
- z The INT flag register is shown below.
- z I²C bus display data transfer format

INT flag register (address point at 60H)	D7	D6	D5	D4	D3	D2	D1	D0
	INT flag	INT flag	INT flag	INT flag	INT flag	INT flag	INT flag	INT flag


- z The relationship between keyscan signal to the INT signal time is shown below:

1. When a key is pressed on the KS0 row







2. When a key is pressed on the KS1 row



3. When a key is pressed on the KS2 row




z Key pressed during a keyscan cycle period (i.e. the key is pressed on the KS2 row)





z Key pressed during an LED display period. (i.e. the key is pressed on the KS2 row)



Key Data Memory – RAM Structure

- z The RAM is a static 16 x 3 -bits RAM which stores key data which keys have been detected by the key scanning circuit. Each bit in the register corresponds to one key switch. The bit is set to 1 if the switch has been correctly key data since the last key data register read operation.
- z Reading the key data RAM clears the key data RAM. After the key data has been read, so future key presses can be identified. If the key data RAM is not read, the key scan data accumulates. There is no FIFO register in the 9 . . . Key-press order, or whether a key has been pressed more than once, cannot be determined unless the all key data RAM is read after each interrupt and before completion of the next keyscan cycle.
- z After the allkey data RAM has been read, the INT pin output is cleared along with the INT flag status. If a key is pressed and held down, the key is reported as key data (and an INT is issued) only once. The key must be detected as released by the keyscanning circuit before key data again.
- z The key data RAM is read only. A write to address 0x40~0x45 is ignored.
- z It is strongly recommended that the key data RAM is read only and should be started form address 0X40H only, the key data RAM of address 0X40H ~0X45H should be read continuously and in one operation.
- z There is a one-to-one correspondence between the key RAM addresses and the Key data outputs and between the individual bits of a key data RAM word and the key data output. The following shows the mapping from the RAM to the key data output:

ROW3~15	K1	K8	K9	K16
COM1/KS0		40H		41H
COM2/KS1		42H		43H
COM3/KS2		44H		45H



I²C bus display data transfer format


Data byte of I ² C	D7	D6	D5	D4	D3	D2	D1	D0
KS0	K8	K7	K6	K5	K4	K3	K2	K1
	0	0	0	K13	K12	K11	K10	K9
KS1	K8	K7	K6	K5	K4	K3	K2	K1
	0	0	0	K13	K12	K11	K10	K9
KS2	K8	K7	K6	K5	K4	K3	K2	K1
	0	0	0	K13	K12	K11	K10	K9

KEY MATRIX CONFIGURATION

An example of key matrix configurations is shown below.


When pressing three or more times is assumed:

A configuration example is shown below. In this configuration, 1 to 39 ON switches can be recognised.




When pressing twice or more times is assumed:

A configuration example is shown below. In this configuration, 0 to 2 ON switches can be recognised.



z In this configuration, pressing three or more times may cause the OFF switches to be determined as being ON.

For example, if SW2, SW4 are ON and KS0 has been selected (high level) as shown below, SW3, in which current I1 is running is supposed to be detected to be ON. However, since SW2 and SW4 are ON, current I2 runs thus resulting in SW1 to be recognised as being ON (ghost key).





z If a diode is not available, not only the key data may not be read normally but the LED display may be affected or the ICs may be damaged.

For example, if SW1 and SW2 are ON and KS0 has been selected (high level) as shown below, this will cause not only current I1 which is supposed to run but also a short-circuit current I2 of KS0 to KS1 to flow.

It is possible that this will then cause the following two problems:


(1) Since the level to K2 is not correctly sent, the key data cannot be latched correctly.

(2) Since the short-circuited current (current I2) of KS1 (high level) to KS1 (low level) flows, the device may be damaged.




Key matrix combination with 28 pin package

z Without INT pin



z With INT pin






Key matrix combination with 24 pin package

z Without INT pin




z With INT pin




Key matrix combination with 20 pin package

z Without INT pin



z With INT pin






I²C Serial Interface

The 9. . includes an I²C serial interface. The I²C bus is used for bidirectional, two-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines are connected to positive supply via a pull-up resistor. When the bus is free, both lines are high. The output stages of devices connected to the bus must have an open-drain or open-collector to perform a wired and function. Data transfer is initiated only when the bus is not busy.


Data validity

The data on the SDA line must be stable during the high period of the clock. The high or low state of the data line can only change when the clock signal on the SCL line is Low (see below).




START and STOP conditions

- z A high to low transition on the SDA line while SCL is high defines a START condition.
- z A low to high transition on the SDA line while SCL is high defines a STOP condition.
- z START and STOP conditions are always generated by master. The bus is considered to be busy after the START condition. The bus is considered to be free again a certain time after the STOP condition.
- z The bus stays busy if a repeated START (Sr) is generated instead of a STOP condition. In this respect, the START(S) and repeated START (Sr) conditions are functionally identical.



Byte format

Every byte put on the SDA line must be 8-bits long. The number of bytes that can be transmitted per transfer is unrestricted. Each byte has to be followed by an acknowledge bit. Data is transferred with the most significant bit (MSB) first.




Acknowledge


- z Each byte includes eight bits is followed by a single acknowledge bit. This acknowledge bit is a low level put on the bus by the receiver, the master generates an extra acknowledge related clock pulse.
- z A slave receiver which is addressed must generate acknowledge (ACK) after the reception of each byte.
- z The device that acknowledge must pull down the SDA line during the acknowledge clock pulse so that it remains stable low during the high period of this clock pulse.
- z A master receiver must signal an end of data to the slave by generating a not-acknowledge (NACK) bit on the last byte that has been clocked out of the slave. In this case, the master receiver must leave the data line




z 28-Pin package:



z 24-Pin package:




z 20-Pin package:




Write Operation

Byte write operation

A byte write operation requires a START condition, slave address with RW valid Command code / Register address, a Data and a STOP condition.




Command Byte Received



Command and Single Data Byte Received

Page write operation

Following a START condition and slave address with **R/W** is placed on the bus and indicates to the addressed device that Register Address will follow and is written to the address pointer. The data to be written to the memory in next and the internal address pointer is incremented to the next address location on the reception of an acknowledge clock. At reaching the display memory location **0X0FH** the pointer will reset to **0X00H** (display memory).




N Data Bytes Received

Read Operation

Byte read operation

- z A byte read operation requires a START condition, slave address with R/W bit, a fix valid Register address, slave address with R bit, a Data and a NACK signal and a STOP condition.
- z The Byte reads command is not available for Key data reading.



Reading Single Data Bytes from the **VK16K33**

Page read operation

- z In this mode, the master reads the 9 . . . data after setting the slave address. Following a R/W bit (=“0”) and acknowledge bit, the register address (An) is written to the address W pointer. Next the START condition and slavaddress are repeated followed by a **R/W**(=“1”). The data which was addressed is then transmitted. The address pointer is only incremented on reception



Command Summary

Name	Command / Address / Data								Option	Description	Def.
	D15	D14	D13	D12	D11	D10	D9	D8			
Display data Address pointer	0	0	0	0	A3	A2	A1	A0	{A0~A3 } R/W	<ul style="list-style-type: none"> Five bits of immediate data bits A0 to A3, are transferred to the data pointer to define one of sixteen display addresses. If the Display data register address (A) is 0X00h ~ 0X0Fh, after reaching the memory location 0X0Fh, the pointer will reset to 0X00h 	00H
System setup	0	0	1	0	X	X	X	S	{S} Write only	Defines internal system oscillator on/off <ul style="list-style-type: none"> {0}: Turn off System oscillator (standby mode) {1}: Turn on System oscillator (normal operation mode) 	20H
Key data Address pointer	0	1	0	0	0	K2	K1	K0	{K0~K2 } Read only	<ul style="list-style-type: none"> Three bits of immediate data bits K0 to K2, are transferred to the data pointer to define one of six key data addresses. It is strongly recommended that the key data RAM of address 0x40H~0x45H should be read continuously and in one operation, so the key data RAM of address should be started at 0x40H only. If the Key data register address (A) is 0X40h ~ 0X45h, after reaching the memory location 0X45h, the pointer will reset to 0X40h 	40H
INT flag Address pointer	0	1	1	0	0	0	0	0	Read only	Defines the INT flag status. Interrupt flag signal output. When any key matrix key is pressed after the completion of two key scan cycles, this int flag bit goes to a high level and remains at a high level until all key data has been read.	60H
Display setup	1	0	0	0	X	B1	B0	D	{D} Write only	Defines Display on/off status. <ul style="list-style-type: none"> {0}: Display off {1}: Display on Defines the blinking frequency <ul style="list-style-type: none"> {0,0}=Blinking OFF {0,1}=2HZ 	80H



											<ul style="list-style-type: none"> •{1,0}=1HZ •{1,1}=0.5HZ
--	--	--	--	--	--	--	--	--	--	--	--

Note: If programmed command data is not defined, the function will not be affected.

Name	Command / Address / Data								Option	Description	Def.
	D15	D14	D13	D12	D11	D10	D9	D8			
ROW/INT set	1	0	1	0	X	X	act	row / int	{act,row/int } Write only	Defines INT/ROW output pin select and INT pin output active level status. <ul style="list-style-type: none"> •{X 0}: INT/ROW output pin is set to ROW driver output. •{0,1}: INT/ROW output pin is set to INT output,active low. •{1,1}: INT/ROW output pin is set to INT output,active high. 	A0H
Dimmingset	1	1	1	0	P3	P2	P1	P0	{P3~P0} Write only	Defines the plse width of ROW. <ul style="list-style-type: none"> •{0,0,0,0}: 1/16duty •{0,0,0,1}: 2/16duty •{0,0,1,0}: 3/16duty •{0,0,1,1}: 4/16duty •{0,1,0,0}: 5/16duty •{0,1,0,1}: 6/16duty •{0,1,1,0}: 7/16duty •{0,1,1,1}: 8/16duty •{1,0,0,0}: 9/16duty •{1,0,0,1}: 10/16duty •{1,0,1,0}: 11/16duty •{1,0,1,1}: 12/16duty •{1,1,0,0}: 13/16duty •{1,1,0,1}: 14/16duty •{1,1,1,0}: 15/16duty •{1,1,1,1}: 16/16duty 	EFH
Test mode	1	1	0	1	1	0	0	1	Write only	HOLTEK use only	D9H


Note: If a programmed command data is not defined, the function will not be affected.




VK16K33 operation flow chart

Access procedures are illustrated below by means of flowcharts.

z Initialisation



z Display data rewrite – address setting





z Key data read



Absolute Maximum Ratings

Parameter	Range	Unit
Supply Voltage	$V_{SS}-0.3V$ to $V_{SS}+6.5$	V
Input Voltage	$V_{SS}-0.3V$ to $V_{DD}+0.3$	V
Storage Temperature	-50 to 125	°C
Operating Temperature	-40 to 85	°C

Note: These are stress ratings only. Stresses exceeding the range specified under “Absolute Maximum Ratings” may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.



Electrical Characteristics

D.C. Characteristics

$V_{DD} = 4.5 \sim 5.5V$; $T_a = 25^\circ C$ (Unless otherwise specified)

Symbol	Parameter	Test condition		Min.	Typ.	Max.	Unit
		V_{DD}	Condition				
V_{DD}	Operating Voltage	-	-	4.5	5	5.5	V
I_{DD}	Operating Current	5	No load normal operation, INT/ROW bit is set to "0"	-	1	2	mA
I_{STB}	Standby Current	5	No load standby mode	-	1	10	μA
V_{IH}	Input high Voltage	5	SDA, SCL	$0.7V_{DD}$	-	V_{DD}	V
V_{IL}	Input Low Voltage	5	SDA, SCL	0	-	$0.3V_{DD}$	V
I_{IL}	Input leakage current	-	$V_{IN} = V_{SS}$ or V_{DD}	-1	-	1	μA
R_{PL}	Input pull-low resistor	5	ROW3/K1~ROW15/K13, ROW0/A2~ROW2/A0 Keyscan during	250	-	-	$K\Omega$
I_{OL1}	Low level output current	5	$V_{OL} = 0.4V$; SDA	6	-	-	mA
I_{OL2}	ROW Sink Current	5	$V_L = 0.4V$, INT pin	6	-	-	mA
I_{OH1}	ROW Source Current	5	$V_{OH} = V_{DD} - 2V$, (ROW0~ROW15 pin)	-20	-25	-40	mA
			$V_{OH} = V_{DD} - 3V$, (ROW0~ROW15 pin)	-25	-30	-50	mA
I_{math}	ROW Source Current tolerance	5	$V_{OH} = V_{DD} - 3V$, (ROW0~ROW15 pin)	-	-	5	%
I_{OL3}	COM Sink Current	5	$V_L = 0.3V$, (COM0~COM7 pin)	160	200	-	mA
I_{OH2}	COM Source Current	5	$V_{OH} = V_{DD} - 2V$, (COM0~COM3 pin)	-20	-25	-40	mA

A.C. Characteristics

$V_{DD} = 4.5 \sim 5.5V$; $T_a = 25^\circ C$ (Unless otherwise specified)

Symbol	Parameter	Test condition		Min.	Typ.	Max.	Unit
		V_{DD}	Condition				
t_{LED}	LED Frame time	5	1/9 Duty	7.6	9.5	11.4	ms
t_{OFF}	V_{DD} OFF Time	-	V_{DD} drop down to 0V	20	-	-	ms
t_{SR}	V_{DD} Slew Rate	-	-	0.05	-	-	V/ms

Note: 1. If the Power on Reset timing conditions are not satisfied in the power ON/OFF sequence, the internal Power on Reset circuit will not operate normally.

2. If V_{DD} drops below the minimum voltage of the operating voltage spec. during operating, the Power on Reset timing conditions must also be satisfied. That V_{DD} must drop to 0V and remain at 0V for 20ms (min.) before rising to the normal operating voltage.




A.C. Characteristics

Symbol	Parameter	Test condition	Min.	Max.	Unit
		condition			
f_{SCL}	Clock frequency	-	-	400	KHZ
t_{BUF}	Bus free time	Time in which the bus must be free before a new transmission can start	1.3	-	μ S
$t_{HD; STA}$	Start condition hold time	After this period the first clock pulse is generated	0.6	-	μ S
t_{LOW}	SCL Low time	-	1.3	-	μ S
t_{HIGH}	SCL High time	-	0.6	-	μ S
$t_{SU; STA}$	Start condition setup time	Only relevant for repeated START condition.	0.6	-	μ S
$t_{HD; DAT}$	Data hold time	-	0	-	μ S
$t_{SU; DAT}$	Data setup time	-	100	-	ns
t_r	Risetime	Note	-	0.3	μ S
t_f	Fall time	Note	-	0.3	μ S
$t_{SU; STO}$	Stop condition setup time	-	0.6	-	μ S
t_{AA}	Output Valid from Clock	-	-	0.9	μ S
t_{SP}	Input Filter Time Constant (SDA and SCL Pins)	Noise suppression time	-	50	ns

Note: These parameters are periodically sampled but not 100% tested.

Timing Diagrams

z I²C Timing



Application Circuits

z 16*8 display application: (No INT pin function and 13*3 key function)



Note: 1. If R_{A0} , R_{A1} and R_{A2} are Open, the IC slave address (A0~A2) is set to low.


2. If R_{A0} , R_{A1} and R_{A2} are 39K Ω , the IC slave address (A0~A2) is set to high.

3. If the key input is not used for LED display, the resistor in series with the key input (R1~R13) can be omitted.

z 15*8 display application: (INT pin function and 12*3 key function)




z 12*8 display application: (No INT pin function and 10*3 key function)



- Note: 1. If R_{A0} and R_{A1} are Open, the 2C slave address (A0~A1) is set to low and A2 is always set to low.
 2. If R_{A0} and R_{A1} are $39k\Omega$, the 2C slave address (A0~A1) is set to high and A2 is always set to low.
 3. If the key input is not used for LED display, the resistor in series with the key input (R1~R10) can be omitted.


z 11*8 display application: (INT pin function and 9*3 key function)



- Note: 1. If R_{A0} and R_{A1} are Open, the 2C slave address (A0~A1) is set to low and A2 is always set to low.
 2. If R_{A0} and R_{A1} are $39k\Omega$, the 2C slave address (A0~A1) is set to high and A2 is always set to low.
 3. If the key input is not used for LED display, the resistor in series with the key input (R1~R9) can be omitted.




z 8*8 display application: (No INT pin function and 8*3 key function)



Note: 1. The ²C slave address (A0~A2) =000.

2. If the key input is not used for LED display, the resistor in series with the key input (R1~R8) can be omitted.

z 7*8 display application: (INT pin function and 7*3 key function)




Note: 1. The ²C slave address (A0~A2) =000.

2. If the key input is not used for LED display, the resistor in series with the key input (R1~R7) can be omitted.




LED Matrix Circuit






Package Dimension

SOP20



SOP24



SOP28

